


Spears Intel UMA Block Diagram 2007/08/29

Project code : 91.4W001.001

PCB P/N : 07211

Revision : -1



CPU DC/DC	
ISL6262A	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE

SYSTEM DC/DC	
TPS5117	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0
	1D8V_S3

SYSTEM DC/DC	
TPS51120	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5
	5V_S5
	3D3V_S5

SYSTEM DC/DC	
TPS51100	
INPUTS	OUTPUTS
1D8V_S3	0D9V_S3

SYSTEM DC/DC	
LDO	
INPUTS	OUTPUTS
3D3V	2D5V
1D8V	1D5V_S0

SYSTEM DC/DC	
LDO	
INPUTS	OUTPUTS
DCBATOUT	3D3V_AUX_S5
	1D5V_S0


MAXIM CHARGER	
MAX8731A	
INPUTS	OUTPUTS
AD+	DCBATOUT
BAT+	

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	
DS2 System Block Diagram	
Size	Document Number
A3	Spears-Intel
Date:	Rev
Wednesday, September 12, 2007	-1
Sheet 1 of 47	


CPU_CORE
ISL6262A




TI TPS51120
3D3V/5V



1D5V_S0




2D5V_S0




G9131


1D25V_S0




Charger_MAX8731A




TI TPS51100
0.9V/DDR_VREF_S3



TPS51117_1D8V_S3



TPS51117_1D05V



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Power Block Diagram		
Size A3	Document Number	Rev -1
Date: Wednesday, September 12, 2007 Sheet 2 of 47		

INTEL ICH8-M STRAP PIN

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config 1 bit1, Rising Edge of PWROK.	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers:offset 224h)
HDA_SYNC	PCIe Port Config 1 bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIe Port Config 2 bit0, Rising Edge of PWROK.	Sets bit2 of RPC.PC(Config Registers:Offset 224h)
GPIO20	Reserved	Weak Internal PULL-DOWN.NOTE:This signal should not be pull HIGH.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0# SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05 VccSus1_5 and VccCL1_5 VRM Enable/Disable.Always sampled.	Enables integrated VccSus1_05,VccSus1_5 and VccCL1_5 VRM when sampled high
LAN100_SLP	Integrated VccLAN1_05 VccCL1_05 VRM enable /Disable. Always sampled.	Enables integrated VccLAN1_05,VccCL1_05 VRM when sampled high
SATALED#	PCIe LAN REVERSAL.Rising Edge of PWROK.	This signal has weak internal pull-up. set bit27 of MPC.LR(Device28:Function0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8M will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.(Offset:3410h:bit5)
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK.	Internal Pull-Up.If sampled low,the Flash Descriptor Security will be overridden.if high,the Security measures defined in the Flash Descriptor will be in effect. This should only be used in manufacturing environments

XOR Chain Entrance Strap		
ICH_RSVPtp3	AZ_DOUT_ICH	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation(default)
1	1	Set PCIe port cofig bit1

A16 swap override strap	
PCI_GNT#3	low = A16 swap override enable high = default

BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPI
0	0	PCI
1	1	LPC(Default)

Integrated VccSus1_05,VccSus1_5,VccCL1_5		
SM_INTVRMEN	High=Enable	Low=Disable
Integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable


DEFAULE HIGH

No Reboot Strap	
SPKR	LOW = Defaule
	High=No Reboot

8.2K PULL HIGH

INTEL ICH8-M INTEGRATED PULL-UPS and PULL-DOWNS

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 20K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
TP3	PULL-UP 20K




INTEL CRESTLINE STRAP PIN

CFG Strap	LOW 0	HIGH 1
CFG 5	DMI X 2	DMI X 4
CFG 8	Low Power PCI Express	Low Power mode
CFG 9	PCI Express Graphics Lane Reversal	Normal Mode(Lanes number in order)
CFG 16	FSB Dynamic ODT	Disabled
CFG 19	DMI Lane Reserved	Reserved Lane
CFG 20	Concurrent SDVO/PCIe	Only PCIe or SDVO is operation
SDVO_CTRL_DATA	NO SDVO Card Present	SDVO Card Present
CFG 12	XOR/ALL-Z	
CFG 13	Reserved	
LL(00)	Reserved	
LH(01)	XOR Mode Enabled	
HL(10)	All Z Mode Enabled	
HH(11)	Normal Operation	

<Core Design>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Table of Content		
Size A3	Document Number	Rev
	DS2-Intel	-1
Date: Wednesday, September 12, 2007	Sheet 3 of	47






<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock generator ICS9LPRS365**
Size A3 Document Number: **DS2-Intel** Rev: **-1**
Date: Wednesday, September 12, 2007 Sheet 4 of 47



H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil




layout note: Zo = 55
ohm , 0.5" MAX for
GTLREF

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Merion(1/3)-AGTL+/XDP		
Size	Document Number	Rev
A3	DS2-Intel	-1
Date: Wednesday, September 12, 2007		
Sheet 5 of 47		




PLACE C25 close to the TEST4 PIN,
make sure TEST3,TEST4,TEST5 trace
routing is reference to GND and
away other noisy signals


CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
166	0	1	1
200	0	1	0

Resistor Placed
within 0.5" of CPU
pin. Trace should
be at least 25 mils
away from any other
toggling signal .
COMP[0,2] trace
width is 18 mils.
COMP[1,3] trace
width is 4 mils .

Close to CPU
pin AD26
Z0=55 ohm
with in
500mils .




Place C635 near
R238 and R239



layout note:
place C3 near
PIN B26

Length match within
25 mils . The trace
width/space/other is
20/7/25 .







<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd, Hsichih

Title	<i>Merlon(2/3)-AGTL+/PWR</i>
-------	-------------------------------------

Size A3	Document Number DS2-Intel	Rev -1
Date: Wednesday, September 12, 2007		Sheet 6 of 47




Mid Frequncd
Decoupling




<Core Design>





CRESTLINE-GP-U-NF

NB: 71.GM965.A0U





CRESTLINE-GP-U-NF

NB: 71.GM965.A0U

<Core Design>

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title CRESTLINE(2/6)-DDR2 A/B CH</p>	
<p>Size A3</p>	<p>Document Number DS2-Intel</p>
<p>Date: Wednesday, September 12, 2007</p>	<p>Sheet 9 of 47</p>
<p>Rev -1</p>	





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CRESTLINE(5/6)-PWR/GND
Size	Document Number	Rev	
A3	DS2-Intel	-1	
Date: Wednesday, September 12, 2007			Sheet 12 of 47

U501 9 OF 10

A13	VSS	AW24
A15	VSS	AW29
A17	VSS	AW32
A24	VSS	AW5
AA21	VSS	AW7
AA24	VSS	AY10
AA29	VSS	AY24
AB20	VSS	AY37
AB23	VSS	AY42
AB26	VSS	AY43
AB28	VSS	AY45
AB31	VSS	AY47
AC10	VSS	AY50
AC13	VSS	B10
AC3	VSS	B20
AC39	VSS	B24
AC43	VSS	B29
AC47	VSS	B30
AD1	VSS	B35
AD21	VSS	B38
AD26	VSS	B43
AD29	VSS	B46
AD3	VSS	B5
AD41	VSS	B8
AD45	VSS	BA1
AD49	VSS	BA17
AD5	VSS	BA18
AD50	VSS	BA2
AD8	VSS	BA24
AE10	VSS	BB12
AE14	VSS	BB25
AE6	VSS	BB40
AF20	VSS	BB44
AF23	VSS	BB49
AF24	VSS	BB8
AF31	VSS	BC16
AG2	VSS	BC24
AG38	VSS	BC25
AG43	VSS	BC38
AG47	VSS	BC40
AG50	VSS	BC51
AH3	VSS	BD13
AH40	VSS	BD2
AH41	VSS	BD28
AH7	VSS	BD45
AH9	VSS	BD48
AJ11	VSS	BD5
AJ13	VSS	BE1
AJ21	VSS	BE19
AJ24	VSS	BE23
AJ29	VSS	BE30
AJ32	VSS	BE42
AJ43	VSS	BE51
AJ45	VSS	BE8
AJ49	VSS	BF12
AK20	VSS	BF16
AK21	VSS	BF36
AK26	VSS	BG19
AK28	VSS	BG2
AK31	VSS	BG24
AK51	VSS	BG29
AL1	VSS	BG39
AM11	VSS	BG48
AM13	VSS	BG5
AM3	VSS	BG51
AM4	VSS	BH17
AM41	VSS	BH30
AM45	VSS	BH44
AN1	VSS	BH46
AN38	VSS	BH8
AN39	VSS	BJ11
AN43	VSS	BJ13
AN5	VSS	BJ38
AN7	VSS	BJ4
AP4	VSS	BJ42
AP48	VSS	BJ46
AP50	VSS	BK15
AR11	VSS	BK17
AR2	VSS	BK25
AR39	VSS	BK29
AR44	VSS	BK36
AR47	VSS	BK40
AR7	VSS	BK44
AT10	VSS	BK6
AT14	VSS	BK8
AT41	VSS	BL11
AT49	VSS	BL13
AU1	VSS	BL19
AU23	VSS	BL22
AU29	VSS	BL37
AU3	VSS	BL47
AU36	VSS	C12
AU49	VSS	C16
AU51	VSS	C19
AV39	VSS	C28
AV48	VSS	C29
AW1	VSS	C33
AW12	VSS	C36
AW16	VSS	C41

CRESTLINE-GP-U-NF
NB: 71.GM965.A0U






U50J10 OF 10

C46	VSS	W11
C50	VSS	W39
C7	VSS	W43
D13	VSS	W47
D24	VSS	W5
D3	VSS	W7
D32	VSS	Y13
D39	VSS	Y2
D45	VSS	Y41
D49	VSS	Y45
E10	VSS	Y49
E16	VSS	Y5
E24	VSS	Y50
E28	VSS	Y11
E32	VSS	P29
E47	VSS	T29
F19	VSS	T31
F36	VSS	T33
F4	VSS	R28
F40	VSS	
F50	VSS	
G1	VSS	
G13	VSS	
G16	VSS	AA32
G19	VSS	AB32
G24	VSS	AD32
G28	VSS	AE28
G29	VSS	AF29
G33	VSS	AT27
G42	VSS	AV25
G45	VSS	H50
G48	VSS	
GB44	VSS	
H24	VSS	
H28	VSS	
H4	VSS	
H45	VSS	
J11	VSS	
J16	VSS	
J2	VSS	
J24	VSS	
J28	VSS	
J33	VSS	
J35	VSS	
J39	VSS	
K12	VSS	
K47	VSS	
K8	VSS	
L1	VSS	
L17	VSS	
L20	VSS	
L24	VSS	
L28	VSS	
L3	VSS	
L33	VSS	
L49	VSS	
M28	VSS	
M42	VSS	
M46	VSS	
M49	VSS	
M5	VSS	
M50	VSS	
M9	VSS	
N11	VSS	
N14	VSS	
N29	VSS	
N32	VSS	
N36	VSS	
N39	VSS	
N44	VSS	
N49	VSS	
N7	VSS	
P19	VSS	
P2	VSS	
P23	VSS	
P3	VSS	
P50	VSS	
R49	VSS	
T39	VSS	
T43	VSS	
T47	VSS	
U41	VSS	
U45	VSS	
U50	VSS	
V2	VSS	
V3	VSS	

CRESTLINE-GP-U-NF
NB: 71.GM965.A0U



<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CRESTLINE(6/6)-PWR/GND			
Size	Document Number	Rev	
A3		DS2-Intel	-1
Date:	Wednesday, September 12, 2007	Sheet	13 of 47

[illegible]


Main Source:62.10017.E21
2nd Source: 62.10017.A51

HDMI I/F & CONNECTOR






TV OUT CONN (Optional) Move to Right I/O Board

CRT I/F & CONNECTOR








Hsync & Vsync level shift



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CRT Connector		
Size A3	Document Number DS2-Intel	Rev -1
Date: Wednesday, September 12, 2007	Sheet 17 of 47	



SC:08/13 Add EC167,EC168(78.10034.1FL),
R460,R461(63.R0034.1DL) place cross LVDS CLK
A.Bpair. Default is DY.This is for RF request.


-1:08/29 Change LVDS channel A and channel B EMI solution. this is for antenna team request.

SC:08/13 Add
EC169,EC170,EC171,
R462,R463,R464 on
LVDS channel A each
data pairs. This is
for RF request
.Default is DY.

-1:09/11


SC:08/13 Change L1 pin connection. pin 1 connect to "USB_PN6", pin4 connect to "USB_PP6". This change is for layout request.



INVERTER POWER




SC:08/03 Add D32 ,R456 connect to
U49 pin3 and delete R46 that are for
LCD test function.

LCD POWER







A16 swap override Strap	
PCI_GNT3#	Low= A16 swap override Enable High= Default *



Boot BIOS Strap		
PCI_GNT0#	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC *












<div> <div>  <div> <div>緯創資通</div> <div> Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. </div> </div> </div> </div>			
Title			
SII 1392 HDMI			
Size A3	Document Number		Rev -1
Date: Wednesday, September 12, 2007		Sheet 23 of	47

SATA HD Connector




CD-ROM Connector






IBEE1394/SD





For SD Card Power






SB:06/20 Remove R427 and change U57 pin4 connect to "MC_PWR_CTRL_0"

AAT4610AIGV	R426
RT9711DPBG	15K
G5240D2TIU	DY
	DY



SB:06/20 Remove U35,R148 and change D19 from 83.R0304.A6H to 83.R2003.E81.



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **R5C832/IEEE1394/SD**

Size A3 Document Number: **DS2-Intel** Rev: **-1**


Date: Wednesday, September 12, 2007 Sheet 26 of 47

	R394	R354	R357	R362	R372	R377	C528	C544
88E8039	DY	1.91K	49.9	49.9	49.9	49.9	0.01u	0.01u
88E8040	4.7K	2K	DY	DY	DY	DY	DY	DY



Note: Default is 88E8040



SB:06/13 Change C209, C210 from 27P to 12P




Pull up for AT24C08 another pull low




SA:04/23 Change C411 from 78.10523.5FL to 78.10520.5FL

	R397	Q15	R417	Q17
88E8039	4K7	2SB772PT	4K7	2SB772PT
88E8040	DY	DY	DY	DY




RJ45 Connector


10/100M Lan Transformer



- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.




Green : Link up
Blinking : TX/RX activity






NEWCARD Connector

Place them Near to Chip




Place them Near to Connector



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
LAN connector/NEW CARD/SIM	
Size	Document Number
A3	DS2-Intel
Date: Wednesday, September 12, 2007	Sheet 26 of 47

```
SB:06/22 Change MINI1,2,3 slot from
62.10043.431 to 62.10043.551(only
modify properties)
```





緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
MINI CARD CONN 1			
Size A3	Document Number	DS2-Intel	Rev -1
Date: Wednesday, September 12, 2007	Sheet	29 of	47

Mini Card Connector



Mini Card Connector 2(WWAN)

SB:06/22 Change MINI1,2,3 slot from 62.10043.431 to 62.10043.551(only modify properties)



Mini Card Connector 3(Robson)

SB:06/22 Change MINI1,2,3 slot from 62.10043.431 to 62.10043.551(only modify properties)






<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **MINI CARD CONN 2 & 3**

Size A3 Document Number: **DS2-Intel** Rev: **-1**

Date: Wednesday, September 12, 2007 Sheet 30 of 47



Bluetooth Module conn.






<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			MDC&RJ11 CONN			
Size	A3	Document Number	DS2-Intel			Rev
Date: Wednesday, September 12, 2007			Sheet	31	of	47
			-1			

60ohm 100MHz
3000mA 0.05ohm DC





Internal Microphone


Azalia I/F EMI

Azalia I/F EMI

MIC IN



-1:09/06 Change Int. MIC from
23.42132.001 to 23.42143.001



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **AUDIO CODEC STAC9228**

Size A3	Document Number	Rev -1
---------	-----------------	--------


Date: Wednesday, September 12, 2007 Sheet 32 of 47

Speaker


SC:08/11 Change SPK1 pin define that follow ME request



LINE1 OUT




LINE2 OUT



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			AUDIO AMP/SPEAKER
Size	Document Number	Rev	
A3		DS2-Intel	
Date: Wednesday, September 12, 2007		Sheet	33 of 47




Default	TPA6040A	MAX9789A
R156	100K	No ASM
R171	No ASM	0 Ohm
R440	No ASM	0 Ohm
R441	No ASM	100K
C631	0.33uF	No ASM
C628	0.33uF	No ASM


GAIN SETTING




GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB



Signal inverter for speaker shutdown









SB:06/27 Change K/B connector from 20.P0694.025 to 20.K0291.027 .



TouchPad Connector



CAPACITY BUTTON



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

KeyBoard-CONN

Size
A3

Document Number


DS2-Intel

Rev
-1

Date: Wednesday, September 12, 2007



Sheet 37

of 47



Left I/O Board to Board CONN

Batt Connector



<div> <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> </div>	
Title	
AD/BATT CONN	
Size	Document Number
A3	DS2-Intel
Date: Wednesday, September 12, 2007	Sheet 38 of 47
Rev	
-1	

SB:06/17 Remove R205,C348,TP86 power monitor circuit.

Place close to phase 1 choke
5 CPU_PROCHOT#
470K /0402 size
If NTC=330Kohm, R10=8.66K

6 CPU_VID[0..6]

SC:08/13 Change R28 from 63.00000.00L to ZZ.R0603.ZZZ

SC:08/13 Change R27 from 63.00000.00L to ZZ.R0603.ZZZ


When test without cpu,
R483 & R486 change to 0 ohms

Place close to phase 1 choke

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			DC-DC VCCCPUCORE 1/2	
Size	Document Number	Rev		
A3		DS2-Intel		-1
Date: Wednesday, September 12, 2007		Sheet	41	of 47



1D5V_SB



SB:06/17 Change R315 from 0402 0 Ohm to 0402 close pad.

40,41,43,44 CPUCORE_ON << R315 0R0402-PAD
21,28,34,43,46 PM_SLP_S3# >>
 $V_O = 0.8 * (1 + (R1/R2))$



SSID = PWR.Plane.Regulator_0.9V

SB:06/17 Change R256, R257 from 0402 0 Ohm to 0402 close pad.




SA:04/23 Change TC24, TC33 P/N for power team request.


<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		DC/DC 1D8V	
Size	Document Number	DS2-Intel	Rev
A3			-1
Date:	Wednesday, September 12, 2007	Sheet	45 of 47



Run Power



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PWRPLANE&RESETLOGIC

Size

Document Number

DS2-Intel

Rev

-1



Date: Wednesday, September 12, 2007

Sheet 46


of

47



www.vinafix.vn














SC:08/11 Add EC162 on 3D3V_S5 for RF team Request.





SC:08/11 Add EC164 on 5V_S5 for RF team Request.



-1:0904 Add EC187(78.10422.2BL) for DCBATOUT decoupling, this is for EMI request.





SB:06/29 Add EC141, EC142, EC143(78.10491.4FL) for EMI request




SB:06/22 Change EC1, EC5 from DUMMY to ASM by EMI request.


SB:06/29 Add EC134, EC135, EC136, EC137(78.10491.4FL) for EMI request




SC:08/15 Add EC177(78.10491.4FL) on 3D3V_S0, this is for EMI request. Default is DY



SC:08/09 Change K5 spring from 34.45T31.001to 34.4B312.002 for ME request



Place this spring near U40(bottom side)



SC:08/11 Change K7 from 34.39S07.001 to 34.41P18.001.This change is for EMI request

<Core Design>		
緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title	MISC	
Size A3	Document Number	Rev
	DS2-Intel	-1
Date: Wednesday, September 12, 2007	Sheet 47 of	47